


# LCFC NM-C711


## GS44D/GS54D MB Schematics Document

ICL U42 with DDR4 + Nvidia N16V-GM

2019-06

REV: 0.1

Security Classification	LC Future Center Secret Data		Title		
Issued Date	2015/08/20	Deciphered Date	2016/08/20	Cover Page	
<small>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF THE DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.</small>					Rev 0.1
Document Number <b>GS44D/GS54D</b>					
Date: Tuesday, July 30, 2019					
Sheet 1 of 60					



Voltage Rails (O --> Means ON , X --> Means OFF)

Power Plane / State	V9B+	+3VALW +5VALW +3VALW_PCH +1.8VALW VCC_AUX	+1.2V +2.5V_DDR +VCCST +VCCSTG	+5VS +3VS +1.8VS +CPU_CORE +0.6VS
S0	O	O	O	O
S3	O	O	O	X
S3 Battery only	O	O	O	X
S5 S4 AC Only	O	O	X	X
S5 S4 Battery only	O	X	X	X
S5 S4 AC & Battery don't exist	X	X	X	X

SMBUS Control Table

	SOURCE	BATT	Charger	DGPU	IT8227E	Memory Down	PCH	PMIC	SODIMM	Thermal Sensor	WLAN WinAX
EC_SMB_CK1 EC_SMB_DA1	IT8227E +3VL_EC	V	V	X	V +3VL_EC	X	X	X	X	X	X
EC_SMB_CK0 EC_SMB_DA0	IT8227E +3VS	X	X	V +3VG_AON	V +3VS	X	X	X	X	V	X
EC_SMB_CK3 EC_SMB_DA3	IT8227E +3VAWL	X	X	X	V	X	X	V	X	X	X
PCH_SMB_CLK PCH_SMB_DATA	PCH +3VALW_PCH	X	X	X	X	X	V +3VALW_PCH	X	V +3VS	X	X

EC SMBus1 address      EC SMBus2 address      EC SMBus3 address      PCH SM Bus address





Device	Address	Device	Address	Device	Address	Device	Address
Smart Battery	need to update	Thermal Sensor(NCT7718W)	1001_100xb	PMIC	need to update	DDR4 SODIMM	need to update
Charger	0001 0010 b	DGPU	need to update				

STATE \ SIGNAL	SLP_S3#	SLP_S4#	SLP_S5#	+VALW	+V	+VS	Clock
Full ON	HIGH	HIGH	HIGH	ON	ON	ON	ON
S3 (Suspend to RAM)	LOW	HIGH	HIGH	ON	ON	OFF	OFF
S4 (Suspend to Disk)	LOW	LOW	LOW	ON	OFF	OFF	OFF
S5 (Soft OFF)	LOW	LOW	LOW	ON	OFF	OFF	OFF

HSIO PORT	Function
USB3.0	1 USB3.0 Conn
	2 USB3.0 Conn
	3 NC
	4 NC
	5
	6
USB2.0	1 USB3.0 Conn
	2 USB3.0 Conn
	3 NC
	4 NC
	5 Camere
	6 Touch Screen
PCIE	7 Finger Print
	8 Card Reader
	9 USB2.0 conn
	10 Bluetooth
	5-8 X4 DGPU
	9 WLAN
	10 NC
	11 SATA HDD
13-16 X4	12 NC
	PCIE/SATA SSD


BOM Structure	BTO Item
@	Un-stuff
14@	For 14" part
15@	For 15" part
CD@	For cost down
EMC@	For EMC part
EMC_15@	For EMC 15" part
EMC_NS@	For EMC un-stuff part
ME@	For ME part
UMA@	For UMA part
OPT@	For NV GPU part
OPTN16@	For NV N16S-GTR GPU part
OPTN17@	For NV N17S-G1 GPU part
TS@	For touch screen part
TP@	For TOuch Pad Part


HDMI D2  
HDMI D1  
HDMI D0  
HDMI CLK



GPIO Group	Power Supply
GPP_A	1.8V
GPP_B/C/D/E	3.3V
GPP_F	1.8V(only)
GPP_G/H	3.3V
GPP_R/S	1.8V
GPD	3.3V(only)





Security Classification	LC Future Center Secret Data			Title	
Issued Date	2018/12/04	Deciphered Date	2018/08/20	S740-ICL	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OR PERSONNEL WITHOUT EXPRESS AUTHORIZATION BY LC FUTURE CENTER. NEITHER THE INFORMATION NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.					
				Docuement Name	Rev
				GS4D / GS54D	0.1
				Date: 2018/08/20	Sheet: 6 of 60








GPP\_C2(PCH\_SMB\_ALERT#):  
This signal is used to wake the system or generate SMI#.  
External Pull-up resistor is required. Rising edge of RSMRST#  
This signal has a 20K+/-30% internal pull-down.  
0 = Disable Intel ME Crypto Transport Layer Security (TLS)  
cipher suite (no confidentiality). (Default)  
1 = Enable Intel ME Crypto Transport Layer Security (TLS)  
cipher suite (with confidentiality). Must be  
pulled up to support Intel AMT with TLS.  
Notes:  
1. The internal pull-down is disabled after RSMRST# de-asserts.  
2. This signal is in the primary well.

GPP\_C5(PCH\_SML0\_ALERT#):  
Rising edge of RSMRST#  
This signal has a 20K+/-30% internal pull-down.  
0 = Enable eSPI. (Default)  
1 = Disable eSPI.  
Notes:  
1. The internal pull-down is disabled after RSMRST# de-asserts.  
2. This signal is in the primary well




PCH\_SPI\_SI / PCH\_SPI\_WP#(IO2) / PCH\_SPI\_HOLD#(IO3):  
External pull-up is required. Recommended 100K if pulled  
up to 3.3V or 75K if pulled up to 1.8V.  
This strap should sample HIGH. There should NOT be  
any on-board device driving it to opposite direction  
during strap sampling.





























UC10		
A11	VSS.1	AF45
A46	VSS.2	VSS.75
BA45	VSS.3	AG1
BA47	VSS.4	AG2
BB1	VSS.5	AG3
BB3	VSS.6	AG38
BC37	VSS.7	AG39
BC3	VSS.8	AG41
BD38	VSS.9	AG42
BD39	VSS.10	AG43
BD41	VSS.11	AG43
BA8	VSS.12	AG9
BD42	VSS.13	AG9
BD43	VSS.14	AG9
BD45	VSS.15	AG9
BD46	VSS.16	AG9
BD5	VSS.17	AG9
BD6	VSS.18	AG9
BD7	VSS.19	AG9
BE1	VSS.20	AG9
BE2	VSS.21	AG9
BF3	VSS.22	AG9
BA8	VSS.23	AG9
BF45	VSS.24	AG9
BF47	VSS.25	AG9
BF7	VSS.26	AG9
BG3	VSS.27	AG9
BG41	VSS.28	AG9
BG7	VSS.29	AG9
BH3	VSS.30	AG9
BH37	VSS.31	AG9
B12	VSS.32	AG9
B13	VSS.33	AG9
B14	VSS.34	AG9
B15	VSS.35	AG9
B16	VSS.36	AG9
B17	VSS.37	AG9
B18	VSS.38	AG9
B19	VSS.39	AG9
B20	VSS.40	AG9
B21	VSS.41	AG9
B22	VSS.42	AG9
B23	VSS.43	AG9
B24	VSS.44	AG9
B25	VSS.45	AG9
B26	VSS.46	AG9
B27	VSS.47	AG9
B28	VSS.48	AG9
B29	VSS.49	AG9
B30	VSS.50	AG9
B31	VSS.51	AG9
B32	VSS.52	AG9
B33	VSS.53	AG9
B34	VSS.54	AG9
B35	VSS.55	AG9
B36	VSS.56	AG9
B37	VSS.57	AG9
B38	VSS.58	AG9
B39	VSS.59	AG9
B40	VSS.60	AG9
B41	VSS.61	AG9
B42	VSS.62	AG9
B43	VSS.63	AG9
B44	VSS.64	AG9
B45	VSS.65	AG9
B46	VSS.66	AG9
B47	VSS.67	AG9
B48	VSS.68	AG9
B49	VSS.69	AG9
B50	VSS.70	AG9
B51	VSS.71	AG9
B52	VSS.72	AG9
B53	VSS.73	AG9
B54	VSS.74	AG9



15 of 19  
ICELAKE-U\_BGA1526

UC1P		
B13	VSS.149	VSS.223
B137	VSS.150	VSS.224
B141	VSS.151	VSS.225
B142	VSS.152	VSS.226
B143	VSS.153	VSS.227
B144	VSS.154	VSS.228
B145	VSS.155	VSS.229
B146	VSS.156	VSS.230
B147	VSS.157	VSS.231
B148	VSS.158	VSS.232
B149	VSS.159	VSS.233
B150	VSS.160	VSS.234
B151	VSS.161	VSS.235
B152	VSS.162	VSS.236
B153	VSS.163	VSS.237
B154	VSS.164	VSS.238
B155	VSS.165	VSS.239
B156	VSS.166	VSS.240
B157	VSS.167	VSS.241
B158	VSS.168	VSS.242
B159	VSS.169	VSS.243
B160	VSS.170	VSS.244
B161	VSS.171	VSS.245
B162	VSS.172	VSS.246
B163	VSS.173	VSS.247
B164	VSS.174	VSS.248
B165	VSS.175	VSS.249
B166	VSS.176	VSS.250
B167	VSS.177	VSS.251
B168	VSS.178	VSS.252
B169	VSS.179	VSS.253
B170	VSS.180	VSS.254
B171	VSS.181	VSS.255
B172	VSS.182	VSS.256
B173	VSS.183	VSS.257
B174	VSS.184	VSS.258
B175	VSS.185	VSS.259
B176	VSS.186	VSS.260
B177	VSS.187	VSS.261
B178	VSS.188	VSS.262
B179	VSS.189	VSS.263
B180	VSS.190	VSS.264
B181	VSS.191	VSS.265
B182	VSS.192	VSS.266
B183	VSS.193	VSS.267
B184	VSS.194	VSS.268
B185	VSS.195	VSS.269
B186	VSS.196	VSS.270
B187	VSS.197	VSS.271
B188	VSS.198	VSS.272
B189	VSS.199	VSS.273
B190	VSS.200	VSS.274
B191	VSS.201	VSS.275
B192	VSS.202	VSS.276
B193	VSS.203	VSS.277
B194	VSS.204	VSS.278
B195	VSS.205	VSS.279
B196	VSS.206	VSS.280
B197	VSS.207	VSS.281
B198	VSS.208	VSS.282
B199	VSS.209	VSS.283
B200	VSS.210	VSS.284
B201	VSS.211	VSS.285
B202	VSS.212	VSS.286
B203	VSS.213	VSS.287
B204	VSS.214	VSS.288
B205	VSS.215	VSS.289
B206	VSS.216	VSS.290
B207	VSS.217	VSS.291
B208	VSS.218	VSS.292
B209	VSS.219	VSS.293
B210	VSS.220	VSS.294
B211	VSS.221	VSS.295
B212	VSS.222	VSS.296


16 of 19  
ICELAKE-U\_BGA1526

UC1Q		
DJ33	VSS.297	VSS.362
DJ36	VSS.298	VSS.363
DJ37	VSS.299	VSS.364
DJ38	VSS.300	VSS.365
DJ39	VSS.301	VSS.366
DJ40	VSS.302	VSS.367
DJ41	VSS.303	VSS.368
DJ42	VSS.304	VSS.369
DJ43	VSS.305	VSS.370
DJ44	VSS.306	VSS.371
DJ45	VSS.307	VSS.372
DJ46	VSS.308	VSS.373
DJ47	VSS.309	VSS.374
DJ48	VSS.310	VSS.375
DJ49	VSS.311	VSS.376
DJ50	VSS.312	VSS.377
DJ51	VSS.313	VSS.378
DJ52	VSS.314	VSS.379
DJ53	VSS.315	VSS.380
DJ54	VSS.316	VSS.381
DJ55	VSS.317	VSS.382
DJ56	VSS.318	VSS.383
DJ57	VSS.319	VSS.384
DJ58	VSS.320	VSS.385
DJ59	VSS.321	VSS.386
DJ60	VSS.322	VSS.387
DJ61	VSS.323	VSS.388
DJ62	VSS.324	VSS.389
DJ63	VSS.325	VSS.390
DJ64	VSS.326	VSS.391
DJ65	VSS.327	VSS.392
DJ66	VSS.328	VSS.393
DJ67	VSS.329	VSS.394
DJ68	VSS.330	VSS.395
DJ69	VSS.331	VSS.396
DJ70	VSS.332	VSS.397
DJ71	VSS.333	VSS.398
DJ72	VSS.334	VSS.399
DJ73	VSS.335	VSS.400
DJ74	VSS.336	VSS.401
DJ75	VSS.337	VSS.402
DJ76	VSS.338	VSS.403
DJ77	VSS.339	VSS.404
DJ78	VSS.340	VSS.405
DJ79	VSS.341	VSS.406
DJ80	VSS.342	VSS.407
DJ81	VSS.343	VSS.408
DJ82	VSS.344	VSS.409
DJ83	VSS.345	VSS.410
DJ84	VSS.346	VSS.411
DJ85	VSS.347	VSS.412
DJ86	VSS.348	VSS.413
DJ87	VSS.349	VSS.414
DJ88	VSS.350	VSS.415
DJ89	VSS.351	VSS.416
DJ90	VSS.352	VSS.417
DJ91	VSS.353	VSS.418
DJ92	VSS.354	VSS.419
DJ93	VSS.355	VSS.420
DJ94	VSS.356	VSS.421
DJ95	VSS.357	VSS.422
DJ96	VSS.358	VSS.423
DJ97	VSS.359	VSS.424
DJ98	VSS.360	VSS.425
DJ99	VSS.361	VSS.426
DJ100	VSS.427	VSS.427

ICELAKE-U\_BGA1526  
17 of 19





## PROCESSOR CFG STRAPS



Stall reset sequence after PCU  
PLL lock until de-asserted

CFG0	1:Normal(Default) *
	0:Stall




Embedded Display Port Presence Strap

CFG4	1:Disable
	0:Enable(Default) *





# DDR4 Memory Down



Vinafix.com



N16x GPIO




GPIO	I/O	ACTIVE	Function Description
GPIO0	OUT	-	GPU Core VDD PWM control signal
GPIO1	OUT	N/A	FB Enable for GC6 2.0
GPIO2	OUT	N/A	
GPIO3	OUT	N/A	
GPIO4	OUT	N/A	
GPIO5	OUT	N/A	GPU power sequencing---3V3_MAIN_EN
GPIO6	IN	-	GPU wake signal for GC6 2.0
GPIO7	OUT	N/A	
GPIO8	I/O	-	System side PCIe reset Monitor
GPIO9	I/O	N/A	2.2K Pull-up
GPIO10	OUT		FBVREF_ALTV for GDDR5
GPIO11	OUT	-	
GPIO12	IN		AC Power Detect Input (10K pull High)
GPIO13	OUT	-	Phase Shedding
GPIO14	IN	N/A	
GPIO15	IN	N/A	
GPIO16		N/A	
GPIO17	IN	N/A	
GPIO18	IN	N/A	
GPIO19	IN	N/A	
GPIO20		N/A	
GPIO21	OUT		GPU PCIe self-reset control
OVERT	OUT		Active Low Thermal Catastrophic Over Temperature

Performance Mode P0 TDP and EDP-Continuous current (GDDR5)

Products	GPU		Mem	Min Core Clk (MHz)	NVVDD			FBVDD (1.35V)		FBVDDQ (GPU+Mem) (1.35V)		(1.05V) (6)		Other (3.3V)	
	(W)	(W)			(V)	(A)	(W)	(A)	(W)	(A)	(W)	(mA)	(W)	(mA)	(W)
N16S-GMR	16		1.6	849	TBD	19	TBD	2	TBD	4.2	TBD	800	TBD	60	TBD
N16S-GTR	18		1.7	967		26.5		2		4.2		800		60	

N16x Multi-level Straps

Physical Strapping pin	Power Rail	Logical Strapping Bit3	Logical Strapping Bit2	Logical Strapping Bit1	Logical Strapping Bit0
ROM_SCLK	+3VGS	SOR3_EXPOSED	SOR2_EXPOSED	SOR1_EXPOSED	SOR0_EXPOSED
ROM_SI	+3VGS	RAM_CFG[3]	RAM_CFG[2]	RAM_CFG[1]	RAM_CFG[0]
ROM_SO	+3VGS	DEVID_SEL	PCIE_CFG	SMB_ALT_ADDR	VGA_DEVICE
STRAP0	+3VGS	Reserved(keep pull-up and pull-down footprint and stuff 50Kohm pull-up)			
STRAP1	+3VGS	Reserved(keep pull-up and pull-down footprint and not stuff by default)			
STRAP2	+3VGS				
STRAP3	+3VGS				
STRAP4	+3VGS				



PEX\_DVDD/Q Decoupling


MLCC	N16	N17	location
1.0uF	1	1	
4.7uF	0	1	Under
4.7uF	1	2	Near
10uF	0	2	Midway
22uF	0	1	

PEX\_HVDD/Q Decoupling



MLCC	N16	N17	location
1.0uF	1	4	Under
4.7uF	1	2	Near
10uF	1	2	
22uF	1	1	Midway

PEX\_PLL\_HVDD/Q Decoupling

MLCC	N16	N17	location
0.1uF	1	1	Near




MLCC	N16	N17	location
0.1uF	2	4	Under
22uF	1	1	Near



**NVDD/Q Decoupling**

MLCC	N16	N17	location
4.7uF	10	12	Under
1.0uF	4	5	Near
47uF	1	0	
10uF	0	11	
22uF	1	4	
4.7uF	5	4	
330uF	1	2	




**FBVDD/Q Decoupling**

MLCC	N16	N17	location
0.1uF	2	0	Under
1.0uF	2	8	
4.7uF	2	0	
10uF	0	2	Near
10uF	1	1	
22uF	1	3	



CALIBRATION PIN	GDDR5
FB_CAL_x_PD_VDDQ	40.2Ohm
FB_CAL_x_PU_GND	40.2Ohm
FB_CAL_xTERM_GND	60.4Ohm









# PEX\_PLLVDD/Q Decoupling

MLCC	N16	N17	location
1.0uF	1	NA	Under
1uF	1	NA	Near
4.7uF	1	NA	




# PEX\_SVDD/Q Decoupling

MLCC	N16	N17	location
4.7uF	2	NA	Near



# XS\_PLLVDD/Q Decoupling

MLCC	N16	N17	location
0.1uF	1	1	Under
22uF	1	0	Near










# SP\_PLLVDD & VID\_PLLVDD/Q Decoupling

MLCC	N16	N17	location
0.1uF	2	2	Under
10uF	1	0	Near
47uF	1	0	




# GPCPLL\_AVDD/Q Decoupling

MLCC	N16	N17	location
0.1uF	NA	1	Under
4.7uF	NA	1	Near
22uF	NA	1	











Lower 32 bits




MF=0 No Mirror




upper 32 bits




MF=0 No Mirror



Vinafix.com




GPU	FB Memory (GDDR5)	RAMCFG[4:0]	STRAP2	STRAP1	STRAP0
8Gb	Samsung 8Gb	K4G80325FB-HC28	0 (0x0000)	L	L
	Micron 8Gb	MT51J256M32HF-70:A	1 (0x0001)	L	L
	Hynix 8Gb	H5GC8H24MJR-R0C	2 (0x0010)	L	H



STRAP5	STRAP4	STRAP3	SMB_ALT_ADDR	DEVID_SEL	PCIE_CFG	VGA_DEVICE
L	L	L	0	0	0	0

- 1: SMB\_ALT\_ADDR ENABLE  
 0: SMB\_ALT\_ADDR DISABLE
- 1: DEVID\_SEL REBRAND  
 0: DEVID\_SEL ORIGINAL
- 1: PCIE\_CFG LOW POWER  
 0: PCIE\_CFG HIGH POWER
- 1: VGA\_DEVICE ENABLE  
 0: VGA\_DEVICE DISABLE



	ROM_SO	ROM_SI	ROM_SCLK	SOR_EXPOSED[3:0]
N17S-G1	H	H	M	0000
N16S-GTR				


1:ENABLE 0:DISABLE  
 SOR0/1/2/3 DISABLE

DEVID_SEL	
0	(Default)
1	





PCIE_CFG	
0	(Default)
1	

SMBUS_ALT_ADDR	
0	0x9E (Default)
1	0x9C (Multi-GPU usage)


VGA_DEVICE	
0	3D Device (Class Code 302h)
1	VGA Device (Default)




CPU HDA BUS power 1.8VALW



Vinafix.com



Security Classification	LC Future Center Secret Data			Title	Blank		
Issued Date	2012/07/01	Deciphered Date	2014/07/01	Size	Document Number	Rev	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.				C	GS44D/GS54D	0.1	
Date: Tuesday, July 30, 2019				1	Sheet	31 of 60	

Vinafix.com


Security Classification		LC Future Center Secret Data		Title			
Issued Date		Deciphered Date		Document Number		Rev	
2012/07/01		2014/07/01		GS44D / GS54D		0.1	
<small>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.</small>				Date:		1	
				Tuesday, July 30, 2019		Sheet 32 of 60	





## LCD POWER CIRCUIT





## Camera




## CMOS Camera








## Touch Screen












Need to change about 4700hm 5%-575412 Page115 Rev0.8




For EMC




Vinafix.com

Security Classification		LC Future Center Secret Data		Title	
Issued Date	2015/08/20	Deciphered Date	2016/08/20	HDMI_CONN	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE CONTENTS DIVISION OF LC FUTURE CENTER EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.					
Document Number		GS44D/GS54D		Rev	0.1
Date:		Tuesday, July 30, 2015		Sheet	34 of 60



Vinafix.com

Security Classification	LC Future Center Secret Data			Title	
Issued Date	2015/08/20	Deciphered Date	2016/08/20	Blank	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.				Document Number	
				GS44D/GS54D	Rev
				Date: Tuesday, July 30, 2016	0.1
				Sheet 35 of 60	

Vinafix.com

Security Classification	LC Future Center Secret Data				Title		
Issued Date	2015/08/20	Deciphered Date	2016/08/20	HALL Sensor			
<small>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF THE DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.</small>						Document Number	Rev
						GS44D/GS54D	
Date: Tuesday, July 30, 2016						Sheet	36 of 60



## M.2 SSD




## SATA



## SATA Redriver




Vinafix.com




Security Classification			LC Future Center Secret Data			Title						
Issued Date			2015/08/20		Deciphered Date		2016/08/20		NGFF_SSD_1			
<p>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISIONAL DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.</p>												
Document Number			GS44D/GS54D						Rev			
Date:			Tuesday, July 30, 2015			Sheet			37 of 60			

Vinafix.com


Vinafix.com

Security Classification	LC Future Center Secret Data			Title	
Issued Date	2015/08/20	Deciphered Date	2016/08/20	SATA HDD CONN	
<small>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF THE DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.</small>				Rev 0.1	
<small>Document Number</small>				<b>GS44D/GS54D</b>	
<small>Date:</small>				Tuesday, July 30, 2015	
<small>Sheet</small>				38 of 60	


*FAN Conn*



*FAN Conn*









Mini-Express Card(WLAN/WiMAX)











## USB3.0 Port1








## USB3.0 Port2



Vinafix.com


Security Classification		LC Future Center Secret Data		Title	
Issued Date	2015/08/20	Deciphered Date	2016/08/20	USB3 PORT_LEFT	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF THE DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.					
Document Number		GS44D/GS54D		Rev	
Date		Tuesday, July 30, 2015		Sheet	
		41		of 60	


# USB2.0 PORT x1




Vinafix.com

Vinafix.com


Security Classification	LC Future Center Secret Data				Title		
Issued Date	2015/08/20	Deciphered Date	2016/08/20	Blank			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF THE DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.				Document Number		Rev	
				GS44D/GS54D		0.1	
Date: Tuesday, July 30, 2016				Sheet 43 of 60			




## K/B Connector



## TP/B Connector




## Finger Print Connector



### +3VALW to PCH

### +1.8V LSW to +1.8V HS



**VCCST&VCCSTG**

The diagram illustrates the internal logic of the OR gate, including the input buffers (QX4602A, QX4602B), the OR gate core (MC74VHC1G32DFTTG\_SOT353-5), and the output buffer (QX4607). It details the connection of various inputs like VCCST\_OVERRIDE, EC\_VCCST\_EN, VCCIN\_AUX\_VID0, VCCIN\_AUX\_VID1, and VCC1\_05\_OUT\_FET to the internal nodes. The output is VCCST\_CPU.

**Callout Box:**





VccSTO and VccSTG are merged and gated by SLP\_S48

0.0402 5% 2 1 RX4614

+VCCSTG\_CPU


+VCCST\_CPU










PCB Fedical Mark PAD




CPU Thermal Hole




GPU Thermal Hole





MD Shielding





SODIMM Shielding




Security Classification		LC Future Center Secret Data		Title		
Issued Date	2015/08/20	Deciphered Date	2016/08/20	Hole		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.						Rev 0.1
Size Document Number						
GS44D/GS54D						
Date: Tuesday, July 30, 2019				Sheet 49 of 60		





RTC\_VCC 20MIL  
+3VL 20MIL  
VCCRTC 20MIL




2S1P polymer battery  
voltage level: +5.5V ~  
8.8 V




EC\_ON pull high reserve at EC,  
no need USM enable=1.57V USM


ME require, so PC5500/PC5501 reverse  
for EE noise debug-sky 0814

3VALW:  
TDC=6A  
OCP=8A  
OVP=120%  
Fsw=500KHz  
5VALW:  
TDC=8A  
OCP=10A  
OVP=120%  
Fsw=500KHz




Vinafix.com

Security Classification	LC Future Center Secret Data			Title	
Issued Date	2018/07/10	Deciphered Date	2018/07/10	<b>PWR_3VALW/5VALW</b>	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL TRADE SECRET INFORMATION. NO PART OF THIS DRAWING IS TO BE REPRODUCED OR TRANSMITTED IN ANY FORM OR BY ANY MEANS, ELECTRONIC OR MECHANICAL, INCLUDING PHOTOCOPYING, RECORDING, OR BY ANY INFORMATION STORAGE AND RETRIEVAL SYSTEM, WITHOUT THE WRITTEN PERMISSION OF LC FUTURE CENTER. NO PART OF THIS DRAWING MAY BE USED AS AUTHORIZED BY LC FUTURE CENTER NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.					
Document Number				<b>GS44D GS54D</b>	Rev 0.2
Date:				Wednesday, July 31, 2019	Page 54 of 1









--	--	--	--

---

Component Value	W17	W16
-----------------	-----	-----

---

2	1
---	---


Vinafix.com

Vinafix.com

Security Classification		LC Future Center Secret Data		Title	
Issued Date	2018/08/20	Deciphered Date	2016/08/20	POWER CHANGE LIST	
<small>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF THE DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.</small>				Sheet	0.1
				Document Number <b>GS44D/GS54D</b>	
Date: Tuesday, July 30, 2019				Sheet	58 of 62



Vinafix.com

Security Classification		LC Future Center Secret Data		Title	
Issued Date		Deciphered Date		S740-ICL	
2018/12/04		2018/08/20			
<small>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF A DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.</small>				Size C	Document Name GS44D/GS54D
				Date:	Rev
				Tuesday, July 30, 2018	0.1
				Sheet	61 of 62